## HD74ALVCH16260

## 12-bit to 24-bit Multiplexed D-type Latches with 3-state Outputs

## HITACHI

ADE-205-135B (Z)
3rd. Edition
December 1999

## Description

The HD74ALVCH16260 is a 12-bit to 24-bit multiplexed D-type latch used in applications where two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing and / or demultiplexing of address and data information in microprocessor or bus interface applications. This device is also useful in memory interleaving applications. Three 12-bit I / O ports (A1-A12, 1B1-1B12, and 2B1-2B12) are available for address and / or data transfer. The output enable ( $\overline{\mathrm{OE} 1 \mathrm{~B}}, \overline{\mathrm{OE} 2 \mathrm{~B}}$, and $\overline{\mathrm{OEA}})$ inputs control the bus transceiver functions. The $\overline{\mathrm{OE} 1 \mathrm{~B}}$ and $\overline{\mathrm{OE} 2 \mathrm{~B}}$ control signals also allow bank control in the A-to-B direction. Address and / or data information can be stored using the internal storage latches. The latch enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch enable input is high, the latch is transparent. When the latch enable input goes low, the data present at the inputs is latched and remains latched until the latch enable input is returned high. Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

## Features

- $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 3.6 V
- Typical $\mathrm{V}_{\text {OL }}$ ground bounce $<0.8 \mathrm{~V}\left(@ \mathrm{~V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\right)$
- Typical $\mathrm{V}_{\mathrm{OH}}$ undershoot $>2.0 \mathrm{~V}\left(@ \mathrm{~V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\right)$
- High output current $\pm 24 \mathrm{~mA}\left(@ \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}\right)$
- Bus hold on data inputs eliminates the need for external pullup / pulldown resistors


## HD74ALVCH16260

Function Table

| Inputs |  |  |  |  |  | Output A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1B | 2B | SEL | LE1B | LE2B | $\overline{\text { OEA }}$ |  |
| H | X | H | H | X | L | H |
| L | X | H | H | X | L | L |
| X | X | H | L | X | L | $\mathrm{A}_{0}{ }^{\text {+ }}$ |
| X | H | L | X | H | L | H |
| X | L | L | X | H | L | L |
| X | X | L | X | L | L | $\mathrm{A}_{0}{ }^{1}$ |
| X | X | X | X | X | H | Z |

B-to-A $(\overline{\mathrm{OEB}}=\mathbf{H})$

|  |  |  | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | LEA1B | LEA2B | 0E1B | OE2B | 1B | 2B |
| H | H | H | L | L | H | H |
| L | H | H | L | L | L | L |
| H | H | L | L | L | H | $2 \mathrm{~B}_{0}{ }^{+1}$ |
| L | H | L | L | L | L | $2 \mathrm{~B}_{0}{ }^{1}$ |
| H | L | H | L | L | $1 \mathrm{~B}_{0}{ }^{1}$ | H |
| L | L | H | L | L | $1 \mathrm{~B}_{0}{ }^{1}$ | L |
| X | L | L | L | L | $1 \mathrm{~B}_{0}{ }^{1}$ | $2 \mathrm{~B}_{0}{ }^{1}$ |
| X | X | X | H | H | Z | Z |
| X | X | X | L | H | Active | Z |
| X | X | X | H | L | Z | Active |
| X | X | X | L | L | Active | Active |

A-to-B $(\overline{\mathrm{OEA}}=\mathrm{H})$
H: High level
L : Low level
X : Immaterial
Z : High impedance
Note: 1. Output level before the indicated steady state input conditions were established.

Pin Arrangement


## HD74ALVCH16260

## Absolute Maximum Ratings

| Item | Symbol | Ratings | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\text {cc }}$ | -0.5 to 4.6 | V |  |
| Input voltage ${ }^{* 1,2}$ | V | -0.5 to 4.6 | V | Except I/O ports |
|  |  | -0.5 to $\mathrm{V}_{\text {cc }}+0.5$ |  | I/O ports |
| Output voltage ${ }^{* 1,2}$ | $\mathrm{V}_{0}$ | -0.5 to $\mathrm{V}_{C C}+0.5$ | V |  |
| Input clamp current | $\mathrm{I}_{\mathrm{K}}$ | -50 | mA | $V_{1}<0$ |
| Output clamp current | $\mathrm{I}_{\text {кк }}$ | $\pm 50$ | mA | $\mathrm{V}_{\mathrm{O}}<0$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{cc}}$ |
| Continuous output current | $\mathrm{I}_{0}$ | $\pm 50$ | mA | $\mathrm{V}_{\mathrm{o}}=0$ to $\mathrm{V}_{\mathrm{cc}}$ |
| $\mathrm{V}_{\mathrm{cc}}$, GND current / pin | $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\mathrm{GND}}$ | $\pm 100$ | mA |  |
| Maximum power dissipation at $\mathrm{Ta}=55^{\circ} \mathrm{C}$ (in still air) ${ }^{{ }^{3}}$ | $\mathrm{P}_{\mathrm{T}}$ | 1 | W | TSSOP |
| Storage temperature | Tstg | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |  |

Notes: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

1. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils.

## Recommended Operating Conditions

| Item | Symbol | Min | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\text {cc }}$ | 2.3 | 3.6 | V |  |
| Input voltage | $V_{1}$ | 0 | $\mathrm{V}_{\mathrm{cc}}$ | V |  |
| Output voltage | $\mathrm{V}_{0}$ | 0 | $\mathrm{V}_{\mathrm{cc}}$ | V |  |
| High level output current | $\mathrm{I}_{\text {OH }}$ | - | -12 | mA | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |
|  |  | - | -12 |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |
|  |  | - | -24 |  | $\mathrm{V}_{\mathrm{cc}}=3.0 \mathrm{~V}$ |
| Low level output current | $\mathrm{I}_{\mathrm{OL}}$ | - | 12 | mA | $\mathrm{V}_{\mathrm{cc}}=2.3 \mathrm{~V}$ |
|  |  | - | 12 |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |
|  |  | - | 24 |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |
| Input transition rise or fall rate | $\Delta t / \Delta v$ | 0 | 10 | ns / V |  |
| Operating temperature | Ta | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |  |

Note: Unused control inputs must be held high or low to prevent them from floating.

## HITACHI

## Logic Diagram



## HD74ALVCH16260

Electrical Characteristics $\left(\mathrm{Ta}=-40\right.$ to $\left.85^{\circ} \mathrm{C}\right)$

| Item | Symbol | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V}){ }^{* 1}$ | Min | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage | $\mathrm{V}_{\text {IH }}$ | 2.3 to 2.7 | 1.7 | - | V |  |
|  |  | 2.7 to 3.6 | 2.0 | - |  |  |
|  | $\mathrm{V}_{\text {IL }}$ | 2.3 to 2.7 | - | 0.7 |  |  |
|  |  | 2.7 to 3.6 | - | 0.8 |  |  |
| Output voltage | $\mathrm{V}_{\mathrm{OH}}$ | Min to Max | $\mathrm{V}_{\mathrm{CC}}-0.2$ | - | V | $\mathrm{I}_{\text {OH }}=-100 \mu \mathrm{~A}$ |
|  |  | 2.3 | 2.0 | - |  | $\mathrm{I}_{\mathrm{OH}}=-6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IH}}=1.7 \mathrm{~V}$ |
|  |  | 2.3 | 1.7 | - |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IH}}=1.7 \mathrm{~V}$ |
|  |  | 2.7 | 2.2 | - |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IH}}=2.0 \mathrm{~V}$ |
|  |  | 3.0 | 2.4 | - |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}, \mathrm{~V}_{\mathrm{HH}}=2.0 \mathrm{~V}$ |
|  |  | 3.0 | 2.0 | - |  | $\mathrm{I}_{\text {OH }}=-24 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IH}}=2.0 \mathrm{~V}$ |
|  | $\mathrm{V}_{\mathrm{oL}}$ | Min to Max |  | 0.2 |  | $\mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ |
|  |  | 2.3 | - | 0.4 |  | $\mathrm{I}_{\mathrm{OL}}=6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{LL}}=0.7 \mathrm{~V}$ |
|  |  | 2.3 | - | 0.7 |  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IL}}=0.7 \mathrm{~V}$ |
|  |  | 2.7 | - | 0.4 |  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ |
|  |  | 3.0 | - | 0.55 |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ |
| Input current | $\mathrm{I}_{\text {IN }}$ | 3.6 | - | $\pm 5$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {CC }}$ or GND |
|  | $\mathrm{I}_{\mathbb{N} \text { (hold) }}$ | 2.3 | 45 | - |  | $\mathrm{V}_{\mathrm{IN}}=0.7 \mathrm{~V}$ |
|  |  | 2.3 | -45 | - |  | $\mathrm{V}_{\mathrm{IN}}=1.7 \mathrm{~V}$ |
|  |  | 3.0 | 75 | - |  | $\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}$ |
|  |  | 3.0 | -75 | - |  | $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
|  |  | 3.6 | - | $\pm 500$ |  | $\mathrm{V}_{\text {IN }}=0$ to 3.6 V |
| Off state output current ${ }^{*}$ |  | 3.6 | - | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ or GND |
| Quiescent supply current |  | 3.6 | - | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |
|  | $\Delta l_{\text {cc }}$ | 3.0 to 3.6 | - | 750 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=$ one input at $\left(\mathrm{V}_{\mathrm{CC}}-0.6\right) \mathrm{V}$, other inputs at $\mathrm{V}_{\mathrm{Cc}}$ or GND |

Notes: 1. For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.
2. For I/O ports, the parameter $\mathrm{I}_{\mathrm{OZ}}$ includes the input leakage current.

## HITACHI

Switching Characteristics $\left(\mathrm{Ta}=-40\right.$ to $\left.85^{\circ} \mathrm{C}\right)$


## HD74ALVCH16260

- Test Circuit


| Symbol | Vcc=2.5 $\pm 0.2 \mathrm{~V}$ | $\mathrm{Vcc}=2.7 \mathrm{~V}$, <br> $3.3 \pm 0.3 \mathrm{~V}$ |
| :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{PLH}} / \mathrm{t}_{\mathrm{PHL}}$ | OPEN | OPEN |
| $\mathrm{t}_{\mathrm{su}} / \mathrm{t}_{\mathrm{h}} / \mathrm{t}_{\mathrm{w}}$ |  |  |
| $\mathrm{t}_{\mathrm{ZH}} / \mathrm{t}_{\mathrm{HZ}}$ | GND | GND |
| $\mathrm{t}_{\mathrm{ZL}} / \mathrm{t}_{\mathrm{LZ}}$ | 4.6 V | 6.0 V |

Note: 1. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.


## HD74ALVCH16260

## - Waveforms - 3



| TEST | $\mathrm{Vcc}=2.5 \pm 0.2 \mathrm{~V}$ | VCc 2.7 V <br> $3.3 \pm 0.3 \mathrm{~V}$ |
| :---: | :---: | :---: |
| $\mathrm{V}_{1}$ | 2.3 V | 2.7 V |
| $\mathrm{V}_{\text {ref }}$ | 1.2 V | 1.5 V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | 2.3 V | 3.0 V |
| $\mathrm{V}_{\text {OL1 }}$ | GND | GND |

Notes: 1. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Zo}=50 \Omega, \mathrm{tr} \leq 2.5 \mathrm{~ns}, \mathrm{tf} \leq 2.5 \mathrm{~ns}$.
2. Waveform - A is for an output with internal conditions such that the output is low except when disabled by the output control.
3. Waveform - $B$ is for an output with internal conditions such that the output is high except when disabled by the output control.
4. The output are measured one at a time with one transition per measurement.

## HD74ALVCH16260

## Package Dimensions

Unit : mm


## HD74ALVCH16260

## Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

## HITACHI

Hitachi, Ltd.
Semiconductor \& Integrated Circuits.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109
URL NorthAmerica : http:semiconductor.hitachi.com/ Europe : http://www.hitachi-eu.com/hel/ecg
Asia (Singapore) : http://www.has.hitachi.com.sg/grp3/sicd/index.htm
Asia (Taiwan) : http://www.hitachi.com.tw/E/Product/SICD_Frame.htm
Asia (HongKong) : http://www.hitachi.com.hk/eng/bo/grp3/index.htm
Japan $\quad$ http://www.hitachi.co.jp/Sicd/index.htm

## For further information write to

| Hitachi Semiconductor | Hitachi Europe GmbH |  | Hitachi Asia Pte. Ltd. |
| :--- | :--- | :--- | :--- | Hitachi Asia (Hong Kong) Ltd. $\quad$ Group III (Electronic Components)

[^0]
## HITACHI


[^0]:    Copyright ' Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.

